SYLLABUS FOR M.TECH.

(VLSI DESIGN & EMBEDDED SYSTEMS)

DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG.
# Scheme of Studies & Examination

## Master of Technology (VLSI Design & Embedded Systems)

### Semester – I

**Effective from the Session 2012-13**

<table>
<thead>
<tr>
<th>Course No.</th>
<th>Course Title</th>
<th>Teaching Schedule</th>
<th>Marks</th>
<th>Duration of Exam</th>
</tr>
</thead>
<tbody>
<tr>
<td>MT-VLES 501</td>
<td>IC Fabrication Technology</td>
<td>4 - - - 50</td>
<td>100</td>
<td>150 3</td>
</tr>
<tr>
<td>MT-VLES 503</td>
<td>Digital VLSI Design</td>
<td>4 - - - 50</td>
<td>100</td>
<td>150 3</td>
</tr>
<tr>
<td>MT-VLES 505</td>
<td>Hardware Description Languages</td>
<td>4 - - - 50</td>
<td>100</td>
<td>150 3</td>
</tr>
<tr>
<td>MT-VLES 507</td>
<td>Embedded System Design</td>
<td>4 - - - 50</td>
<td>100</td>
<td>150 3</td>
</tr>
<tr>
<td>MT-VLES 509</td>
<td>Signal Processing</td>
<td>4 - - - 50</td>
<td>100</td>
<td>150 3</td>
</tr>
<tr>
<td>MT-VLES 511</td>
<td>Digital VLSI Design Lab</td>
<td>- - 3 - 50</td>
<td>50</td>
<td>100 3</td>
</tr>
<tr>
<td>MT-VLES 513</td>
<td>Embedded System Design Lab</td>
<td>- - 3 - 50</td>
<td>50</td>
<td>100 3</td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td></td>
<td>20 - 6 - 350</td>
<td>600</td>
<td>950</td>
</tr>
</tbody>
</table>
## SCHEME OF STUDIES & EXAMINATION
### MASTER OF TECHNOLOGY (VLSI DESIGN & EMBEDDED SYSTEMS )

#### SEMESTER – 2

**EFFECTIVE FROM THE SESSION 2012-13**

<table>
<thead>
<tr>
<th>Course No.</th>
<th>Course Title</th>
<th>Teaching Schedule</th>
<th>Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>MT-VLES 502</td>
<td>Analog IC Design</td>
<td>L 4 T - P -</td>
<td>50 100 150 3</td>
</tr>
<tr>
<td>MT-VLES - 504</td>
<td>Embedded system Design-II</td>
<td>L 4 T - P -</td>
<td>50 100 150 3</td>
</tr>
<tr>
<td>MT-VLES - 506</td>
<td>Low Power VLSI Design</td>
<td>L 4 T - P -</td>
<td>50 100 150 3</td>
</tr>
<tr>
<td>MT-VLES - 508</td>
<td>Embedded system for Wireless &amp; Mobile communication</td>
<td>L 4 T - P -</td>
<td>50 100 150 3</td>
</tr>
<tr>
<td>Elective -I</td>
<td></td>
<td>L 4 T - P -</td>
<td>50 100 150 3</td>
</tr>
<tr>
<td>MT-VLES - 510</td>
<td>Embedded system-II lab</td>
<td>L - T - P 3</td>
<td>50 50 100 3</td>
</tr>
<tr>
<td>MT-VLES - 512</td>
<td>Analog IC Design Lab</td>
<td>L - T - P 3</td>
<td>50 50 100 3</td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td></td>
<td>L 20 T 6 P 3</td>
<td>350 600 950</td>
</tr>
</tbody>
</table>
## SCHEME OF STUDIES & EXAMINATION

**MASTER OF TECHNOLOGY (VLSI DESIGN & EMBEDDED SYSTEMS)**

### SEMESTER -3

**EFFECTIVE FROM THE SESSION 2012-13**

<table>
<thead>
<tr>
<th>Course No.</th>
<th>Course Title</th>
<th>Teaching Schedule</th>
<th>Marks</th>
<th>Duration of Exam</th>
</tr>
</thead>
<tbody>
<tr>
<td>MT-VLES -601</td>
<td>Adaptive Signal Processing</td>
<td>4 - -</td>
<td>50 100 150</td>
<td>3</td>
</tr>
<tr>
<td>MT-VLES -603</td>
<td>Embedded Control system</td>
<td>4 - -</td>
<td>50 100 150</td>
<td>3</td>
</tr>
<tr>
<td>Elective -II</td>
<td></td>
<td>4 - -</td>
<td>50 100 150</td>
<td>3</td>
</tr>
<tr>
<td>MT-VLES -605</td>
<td>Adaptive Signal Processing Lab</td>
<td>- - 3</td>
<td>50 50 100</td>
<td>3</td>
</tr>
<tr>
<td>MT-VLES -607</td>
<td>Seminar</td>
<td>- - 2</td>
<td>50 - 50</td>
<td>-</td>
</tr>
<tr>
<td>MT-VLES -609</td>
<td>Minor Project</td>
<td>4 100</td>
<td>100 100</td>
<td></td>
</tr>
<tr>
<td><strong>TOTAL</strong></td>
<td></td>
<td>12 - 9</td>
<td>350 350 700</td>
<td></td>
</tr>
<tr>
<td>Course No.</td>
<td>Course Title</td>
<td>Teaching Schedule</td>
<td>Marks</td>
<td></td>
</tr>
<tr>
<td>-----------</td>
<td>--------------</td>
<td>-------------------</td>
<td>-------</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>L T P Sessional</td>
<td>Exam.</td>
<td>Total</td>
</tr>
<tr>
<td>MT-VLES -602</td>
<td>Dissertation</td>
<td>- - 24</td>
<td>200</td>
<td>400</td>
</tr>
<tr>
<td>TOTAL</td>
<td></td>
<td>- - 24</td>
<td>200</td>
<td>400</td>
</tr>
</tbody>
</table>
M.D. University, Rohtak
Scheme of Studies & Examinations for
Master of Technology (VLSI DESIGN & EMBEDDED SYSTEMS)

The Performance of the student of M.Tech shall be graded on the basis of percentage of marks and corresponding grades as mentioned below:

A)  

<table>
<thead>
<tr>
<th>Marks</th>
<th>Grades</th>
<th>Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>85</td>
<td>A+</td>
<td>≤ 100</td>
</tr>
<tr>
<td>75</td>
<td>A</td>
<td>&lt; 85</td>
</tr>
<tr>
<td>60</td>
<td>B</td>
<td>&lt; 75</td>
</tr>
<tr>
<td>50</td>
<td>C</td>
<td>&lt; 60</td>
</tr>
<tr>
<td>40</td>
<td>D</td>
<td>&lt; 50</td>
</tr>
<tr>
<td>00</td>
<td>E</td>
<td>&lt; 40</td>
</tr>
</tbody>
</table>

Letter Grades | Performance | Division |
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>A+</td>
<td>Excellent</td>
<td>First</td>
</tr>
<tr>
<td>A</td>
<td>Very Good</td>
<td>First</td>
</tr>
<tr>
<td>B</td>
<td>Good</td>
<td>First</td>
</tr>
<tr>
<td>C</td>
<td>Fair</td>
<td>Second</td>
</tr>
<tr>
<td>D</td>
<td>Pass</td>
<td>Third</td>
</tr>
<tr>
<td>E</td>
<td>Repeat</td>
<td>Fail</td>
</tr>
</tbody>
</table>

Note: The Candidate who have passed all the semesters examination in the first attempt obtaining at the 75% marks in aggregate shall be declared to have passed in the first division with Distinction mentioned in the degree.

B)  

Actual percentage of Marks Obtained and Corresponding grades should be mentioned on detailed marks certificate of student. To obtain 'D' grade a student must have secure at least 40% marks in each subject of the semester Examination.

C)  

Student who earned an 'E' grade or less than 40% marks in any subject shall have to reappear in that subject.
First Semester

MT-VLES -501 IC Fabrication Technology

L – T - P
4 – 0 - 0

Maximum marks: 100

Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

Environment for VLSI Technology: Clean room and safety requirements. Wafer cleaning processes and wet chemical etching techniques.

Impurity incorporation: Solid State diffusion modelling and technology; Ion Implantation modelling, technology and damage annealing; characterisation of Impurity profiles.

Oxidation: Kinetics of Silicon dioxide growth both for thick, thin and ultrathin films. Oxidation technologies in VLSI and ULSI; Characterisation of oxide films; High k and low k dielectrics for ULSI.

Lithography: Photolithography, E-beam lithography and newer lithography techniques for VLSI/ULSI; Mask generation.

Chemical Vapour Deposition techniques: CVD techniques for deposition of polysilicon, silicon dioxide, silicon nitride and metal films; Epitaxial growth of silicon; modelling and technology.

Metal film deposition: Evaporation and sputtering techniques. Failure mechanisms in metal interconnects; Multi-level metallisation schemes.

Plasma and Rapid Thermal Processing: PECVD, Plasma etching and RIE techniques; RTP techniques for annealing, growth and deposition of various films for use in ULSI.

Process integration for NMOS, CMOS and Bipolar circuits; Advanced MOS technology.

Texts/References:
Introduction to MOSFETs: MOS Transistor Theory – Introduction MOS Device, Fabrication and Modeling, Body Effect, Noise Margin; Latch-up

MOS Inverter: MOS Transistors, MOS Transistor Switches, CMOS Logic, Circuit and System Representations, Design Equations, Static Load MOS Inverters, Transistor Sizing, Static and Switching Characteristics; MOS Capacitor; Resistivity of Various Layers.


Combinational MOS Logic Circuits: Pass Transistors/Transmission Gates; Designing with transmission gates, Primitive Logic Gates; Complex Logic Circuits.

Sequential MOS Logic Circuits: SR Latch, clocked Latch and flip flop circuits, CMOS D latch and edge triggered flip flop.

Dynamic Logic Circuits: Basic principle, non ideal effects, domino CMOS Logic, high performance dynamic CMOS Circuits, Clocking Issues, Two phase clocking.

CMOS Subsystem Design: Semiconductor memories, memory chip organization, RAM Cells, dynamic memory cell.

REFERENCE BOOKS:

Maximum marks: 100

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks


VHDL Background: VHDL History, Existing Languages, VHDL Requirements, The VHDL Language.

Design Methodology Based On VHDL: Elements of VHDL, Top down Design, Top down Design with VHDL, Subprograms, Controller Description, VHDL Operators, Conventions and Syntax.

Basic Concepts In VHDL: Characterizing Hardware Languages, Objects and Classes, Signal Assignments, Concurrent and Sequential Assignments.


Utilities For High-Level Descriptions: Type Declarations and Usage, VHDL Operators, Subprogram Parameter Types and Overloading, Other Types and Type Related Issues, Predefined Attributes, User Defined Attributes.

Dataflow Descriptions In VHDL: Multiplexing and Data Selection, State Machine Description, Three State Bussing.


Verilog: Overview of Digital design with Verilog HDL, Hierarchical modeling concepts, basic concepts, modules & ports.

REFERENCE BOOKS:

**Introduction to Embedded systems design:**
Introduction to Embedded system, Embedded System Project Management, ESD and Co-design issues in System development Process, Design cycle in the development phase for an embedded system, Use of target system or its emulator and In-circuit emulator, Use of software tools for development of an ES.

**8051 Microcontroller:** Microprocessor V/s Micro-controller, 8051 Microcontroller: General architecture; Memory organization; I/O pins, ports & circuits; Counters and Timers; Serial data input/output; Interrupts.

**8051 Instructions:** Addressing Modes, Instruction set: Data Move Operations, Logical Operations, Arithmetic Operations, Jump and Call Subroutine, Advanced Instructions.

**8051 Interfacing and Applications:** Interfacing External Memory, Keyboard and Display Devices: LED, 7-segment LED display, LCD.

**Advanced Microcontrollers:** Only brief general architecture of AVR, PIC and ARM microcontrollers; JTAG: Concept and Boundary Scan Architecture.

**REFERENCE BOOKS:**
Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

**Speech Processing**: Speech Communication Acoustic Theory of Speech: The Source–filter Model
Speech Models and Features  Linear Prediction Models of Speech Harmonic Plus Noise Model of Speech  Fundamental Frequency (Pitch) Information Speech Coding, Speech Recognition

High Quality Audio Coding: MPEG Audio

**Time Delay Estimation**: Need for the Time Delay Estimation, System Model, Source Localization strategies, Ideal Model-Free field environment, TDE METHODS: Cross-correlation Function (CCF) method , Least mean square (LMS) adaptive filter method , Average square difference function (ASDF) method , Relation between the SNR level and the time delay estimation.

**Channel Equalization and Blind Deconvolution**: Introduction and need For Channel Equalization, Types of Equalization Techniques, Decision Feedback Equalization Non-blind Equalization Linear Equalization Blind Equalization General Mathematical Model, Channel Modeling and algorithms

. **System modeling and identification**: System identification based on FIR (MA), All Pole (AR), Pole Zero (ARMA) system models, Least square linear prediction filter, FIR least squares inverse filter, predictive de convolution, Matrix formulation for least squares estimation: Cholesky decomposition, LDU decomposition, QRD decomposition, Graham V Schmidt orthogonalization.

**REFERENCE BOOKS**:
3. Harry L. Van Trees, ”
List Of Experiments.

1. Design CMOS Inverter.
2. Design CMOS AND Gate.
3. Design CMOS OR Gate.
4. Design CMOS NAND Gate.
5. Design CMOS EX-OR Gate.
6. Design CMOS EX-NOR Gate.
7. Design SR NAND Latch.
8. Design SR NOR Latch.
10. Design CMOS NOR Gate.
3. PWM Generation Motor Control. ADC DAC with 8051 pic Microcontrollers-Assembly and C Programming.
7. Study of one type of real time Operating system(RTOS).
8. Simple wired wireless network simulation using NS2 Software.
SECOND SEMESTER
MT-VLES -502 ANALOG IC DESIGN

Maximum marks:100

Time: 3hrs

Note : In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks


Single Stage Amplifiers: Common Source Stage, Source Follower, Common Gate Stage, Cascade, Folded Cascade.

Differential Amplifier: Single ended and Differential Operation, Qualitative and Quantitative Analysis of Differential pair, Common Mode response, Gilbert Cell.

Current Sources and Mirrors: Current Sources, Basic Current Mirrors, Cascade Current Mirrors, Wilson Current Mirror, Large Signal and Small-Signal analysis.

Frequency Response of Amplifiers: Miller Effect, Association of Poles with nodes, Frequency Response of all single stage amplifiers.

Voltage References: Different Configurations of Voltage References, Major Issues, Supply Independent Biasing, Temperature-Independent References.

Feedback: General Considerations, Topologies, Effect of Loading.

Operational Amplifier: General Considerations, Theory and Design, Performance Parameters, Single-Stage Op Amps, Two-Stage Op Amps, Design of 2-stage MOS Operational Amplifier, Gain Boosting, Comparison of various topologies, slew rate, Offset effects, PSRR.

Stability and Frequency Compensation: General Considerations, Multi-pole systems, Phase Margin, Frequency Compensation, Compensation Techniques.

Noise: Noise Spectrum, Sources, Types, Thermal and Flicker noise, Representation in circuits, Noise Bandwidth, Noise Figure.

Switched-Capacitor Circuits: Sampling Switches, Speed Considerations, Precision Considerations, Charge Injection Cancellation, Switched-Capacitor Amplifiers, Switched-Capacitor Integrator, Switched-Capacitor Common-Mode Feedback.


Reference Books

THE PIC MICROCONTROLLER ARCHITECTURE: CPU, ALU, Data Movement, The Program Counter and Stack, Reset, Interrupts, Architecture Differences, Mid-Range instruction Set

PIC HARDWARE FEATURES: Power Input and Decoupling, Reset, Watchdog Timer, System Clock/Oscillators, Configuration Registers, Sleep, Hardware and File Registers, Parallel Input Output, Interrupts, Prescaler, The OPTION Register, Mid-Range Built-In EEPROM Flash Access, TMR1 and TMR2 Serial I/O, Analog I/O, Parallel Slave Port (PSP), External Memory Connections, In-Circuit Serial Programming (ISCP).


HARDWARE INTERFACING: Estimating Application Power Requirements, Reset, Interfacing to External Devices, LEDs, Switch Bounce, Matrix Keypads, LCDs, Analog I/O, Relays and Solenoids, DC and Stepper Motors, Servo Control Serial Interfaces.

ARM PROCESSOR FUNDAMENTALS: Registers, State and Instruction Sets, Pipeline, Memory Management, Introduction to the ARM Instruction Set

Reference books:
MT-VLES -506 Low Power VLSI Design

Maximum marks: 100
Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

Low power Basics: Need for low power VLSI chips, Sources of power dissipation on Digital Integrated circuits. Emerging Low power approaches. Physics of power dissipation in CMOS devices.


Power estimation Simulation Power analysis: SPICE circuit simulators, gate level logic simulation, capacitive power estimation, static state power, gate level capacitance estimation, architecture level analysis, data correlation analysis in DSP systems.

Low Power Design Circuit level: Power consumption in circuits. Flip Flops & Latches design, high capacitance nodes, low power digital cells library

Logic level: Gate reorganization, signal gating, logic encoding, state machine encoding, pre-computation logic

Low power Architecture & Systems: Power & performance management, switching activity reduction, parallel architecture with voltage reduction, flow graph transformation, low power arithmetic components, low power memory design.

Low power Clock Distribution: Power dissipation in clock distribution, single driver Vs distributed buffers, Zero skew Vs tolerable skew, chip & package co design of clock network


Reference Books:
Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

Introduction to wireless technologies: WAP services, Serial and Parallel Communication, Asynchronous and synchronous Communication, FDM, TDM, TFM, Spread spectrum technology

Introduction to Bluetooth: Specification, Core protocols, Cable replacement protocol

Bluetooth Radio: Type of Antenna, Antenna Parameters, Frequency hoping

Bluetooth Networking: Wireless networking, wireless network types, devices roles and states, adhoc network, scatter net

Connection establishment procedure, notable aspects of connection establishment, Mode of connection, Bluetooth security, Security architecture, Security level of services, Profile and usage model: Generic access profile (GAP), SDA, Serial port profile, Secondary bluetooth profile


Programming with Java: Java Programming, J2ME architecture, Javax. bluetooth package Interface, classes, exceptions, Javax. obex Package: interfaces, classes

Bluetooth services registration and search application, bluetooth client and server application. Overview of IrDA, HomeRF, Wireless LANs, JINI

Reference books:

1. Bluetooth Technology by C.S.R. Prabhu and A.P. Reddi; PHI
2. Wireless communication by Rappaport
3. Mobile communication by Schiller
4. Mobile communication by C.Y.Lee
1. Decimal Counter and Multiplexing the Output

The purpose of this lab is to implement a decimal counter, which counts from 0 to 99. The students will be required to write a program for the AVR 8515 micro-controller.

2. Watchdog Timer

In this lab the students will design a hardware watchdog timer. They are ment to write a buggy program in order to test their WDT. The 8515 program should perform some computation, e.g., write 1, 2, 3... to the LED and at some point enter an infinite loop. During normal operation, the 8515 program must periodically (up to 254 second long cycles) write to the WDT’s initial value register to avoid unnecessary resets.

3. AVR microcontroller UART in C

Implement AVR microcontroller UART in C

4. Implementation of simple calculator using AVR 8515

Implement a simple calculator using AVR 8515 microcontroller with keyboard and LCD display interface.

5. Analog to Digital Conversion

To be able to implement analog to digital conversion using the ADC0804LCN 8-bit A/D converter. You will design a circuit and program the chip so that when an analog signal is given as input, the equivalent digital voltage is displayed on an LCD display.

6. Implementing SPI bus Using AVR 8515

The students are required to implement I2C serial communication using AVR 8515.

7. Digital Filters with AVR

Implement digital filters using low cost microcontroller from AVR series.

8. Converting 8-bit LCD communication to 4-bit

Interface LCD with AVR 8515 using only 4 microcontroller pins

9. IR Remote Control Receiver

In this lab students are required to design and implement IR remote control receiver using AVR 8515 microcontroller

10. Step Motor Controller

In this lab students are meant to implement a compact size and high-speed interrupt driven step motor controller.

11. A Temperature Monitoring and Acquisition System with LCD Output and memory interface

Implement this using the SDK- 500 Kit for AVR.
List of Experiments.

1. Common Source Amplifier
2. Cascade Amplifier
3. Push Pull Amplifier
4. Folded Cascade Amplifier
5. Current Mirror.
6. Cascaded Current Mirror.
7. Differential Amplifier
8. CMOS Op-amp single Stage.
10. Common Gate Amplifier.
11. Current Controlled Voltage source.
THIRD SEMESTER

MT-VLES -601 Adaptive Signal Processing

L – T - P
4 – 0 - 0

Maximum marks: 100

Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks


BOOKS:
INTRODUCTION
Controlling the hardware with software – Data lines, Address lines, Ports – Schematic representation – Bit masking – Programmable peripheral interface – Switch input detection – 74 LS 244

INPUT-OUTPUT DEVICES

D/A AND A/D CONVERSION
R 2R ladder – Resistor network analysis – Port offsets – Triangle waves analog vs. digital values – ADC0809 – Auto port detect – Recording and playing back voice – Capturing analog information in the timer interrupt service routine – Automatic, multiple channel analog to digital data acquisition.

ASYNCHRONOUS SERIAL COMMUNICATION

CASE STUDIES: EMBEDDED C PROGRAMMING
Multiple closure problems – Basic outputs with PPI – Controlling motors – Bi-directional control of motors – H bridge – Telephonic systems – Stepper control – Inventory control systems.

REFERENCE BOOKS:
List of Experiments:
1. Write matlab statement for algebraic equations.
2. Designing Filters from Windowing techniques.
3. Write matlab programme to find the Power spectral Density.
5. Filter design with the help of matlab filter design tool.
7. Matlab programme for cross correlation and auto correlation.
8. Working with DSP Processor & Hardware.

MT-VLES -607 SEMINAR

Every student will be required to present a seminar talk on a topic approved by the Deptt. The committee constituted by the Head of the Deptt. Will evaluate the presentation and will award the marks.

MT-VLES -609 Minor Project

Identification of faculty supervisor(s), topic, objectives, deliverables and work plan (in the preceding semester); regular work during semester with weekly coordination meetings of about 1 hour duration with the faculty supervisor, and an end-semester demonstration to Project Evaluation Committee. Marks to be decided on the basis of a mid-term and an end-semester presentation following the demonstration vis-vis the approved work plan. The topic should be of advanced standing requiring use of knowledge from program core courses and be preferably hardware oriented. Topic will have to be different from the major project.
The Dissertation Phase-1 will be continued as dissertation in 4th Semester. The award of sessional grades out of A+, A, B, C, D and E will be done by an internal Committee constituted by the Head of the Deptt. This assessment shall be based on presentation(s), report, etc. before this committee. In case a student scores ‘F’ grade in the sessional, failing which he/she will not be allowed to submit the dissertation. At the end of the semester, every student will be required to submit three bound copies of his/her Master’s dissertation of the office of the concerned Department. Out of these, one copy will be kept for department record & one copy shall be for the supervisor. A copy of the dissertation will be sent to the external examiner by mail by the concerned department, after his/her appointment and intimation from the university. Dissertation will be evaluated by a committee of examiners consisting of the Head of the Department, dissertation supervisor(s) and one external examiner. There shall be no requirement of a separate evaluation report on the Master Dissertation from the external examiner. The external examiner shall be appointed by the University from a panel of examiners submitted by the respective Head of Deptt., to the Chairman, Board of Studies. In case the external examiner so appointed by the University does not turn up, the Director/Principal of the concerned college, on the recommendation of the concerned Head of the Deptt. Shall be authorized, on behalf of the University, to appointed an external examiner from some other institution. The student will defend his/her dissertation through presentation before this committee and the committee will award one of the grades out of A+, A, B, C, D and E. Student scoring ‘F’ grade in the exam shall have to resubmit his/her Dissertation after making all correction/improvements and this dissertation shall be evaluated as above.
MT-VLES -514 NanoTechnology

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

Atomic structure
Basic crystallography, Crystals and their imperfections, Diffusion, Nucleation and crystallization, Metals, Semiconductors and Insulators, Phase transformations, Ceramic materials.

Physical Properties of Materials
Electrical and Thermal properties, Optical properties of materials, Magnetic properties of materials, Density of states, Coulomb blockade, Kondo effect, Hall effect, Quantum Hall Effect.

Nanostructures

Characterization of Nanomaterials

Reference Books:
1. Introduction to solid state Physics: C.Kittel
2. Introduction to theory of solids: H.M. Roenberg
3. Physics and Chemistry of materials: Joel I. Gersten
4. Handbook of Nanotechnology: Bharat Bhushan(springer)
ELECTIVE - 1

MT-VLES -516 Mixed Signal Embedded System

Maximum marks: 150 (External: 100, Internal: 50) Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

INTRODUCTION TO SYSTEM DESIGN
- Dynamic Range, Calibration, Bandwidth, Processor Throughput, Avoiding Excess Speed, Other System Considerations, Sample Rate and Aliasing

DAC & ADC Introduction
- converters - High speed ADC design, High speed DAC design and Mixed signal design for radar application - ADC and DAC modules used for LIGO.

PLL
- Introduction - Frequency Synthesizers - Design of PLL and Frequency Synthesizers - PLL with voltage driven oscillator- PLL with current driven oscillator- ETPLL - PLL synthesizer oscillator by MC14046B

SENSOR INTERFACING
- Sensors, Sensor Types, Amplifier Design, Interfacing of Temperature, Pressure, Displacement Transducer in Embedded System Environment

LCD AND INFRA RED
- LCD Fundamentals, Response Time, Temperature Effects, Connection Methods, Different types of LCD Panels, Static Waveforms, Infra Red Detection and Transmission

TIME-BASED MEASUREMENTS
- Measuring Period versus Frequency, Mixing, Voltage-to-Frequency Converters, Clock Resolution and Range, Extending Accuracy with Limited Resolution

REFERENCE BOOKS:
1. Analog Interfacing to Embedded Microprocessors Real World Design, Stuart Ball.
MT-VLES -518  VLSI Testing and Design for Testability

Maximum marks: 150 (External: 100, Internal: 50)  Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

Physical defects and their modeling; stuck at faults; Bridging Faults; Fault collapsing. Fault Simulation: Deductive, Parallel and Concurrent; Critical Path Tracing.

Test Generation for Combinational Circuits: D-Algorithm, Boolean Difference, PODEM, and ATPG.

Random, Exhaustive and Weighted: Random Test Pattern Generations Aliasing and its effect on Fault coverage.

PLA Testing: cross-point Fault Model, Test Generation,

Memory testing: Permanent Intermittent and Pattern Sensitive Faults; Delay Faults and Hazards; Test Generation Techniques;

Test Generation for Sequential Circuits.

Scan Design. Scan path and LSSD, BILBO

Concept of Redundancy, spatial redundancy, Time redundancy

Recent trends in VLSI testing: Genetic Algorithms, Parallel Algorithms, Neural networks, nano scale testing

Reference books:


2. VLSI Test Principles and Architectures: Design for Testability By: Laung-Terng Wang; Cheng-Wen Wu; Xiaoqing Wen

3. Advanced Simulation and Test Methodologies for Vlsi Design by Gordon Russell

MT-VLES -611 NEURAL NETWORKS & FUZZY LOGIC

Maximum marks: 150 (External: 100, Internal: 50)  

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks


Artificial Neural Networks: Radial basis function neural networks, Basic learning laws in RBF nets, Recurrent back propagation. Introduction to counter propagation networks, CMAC network, and ART networks.

Applications of neural nets: Applications such as pattern recognition, Pattern mapping, Associative memories, speech and decision-making.


Reference Books:

1. B. Yegnanarayana, “Artificial Neural Networks” PHI
3. ROSS J.T, “Fuzzy logic with engineering application”, TMH
4. Simon Haykin, “Neural Networks”, PHI
5. Ahmad M.Ibrahim, “Introduction to applied Fuzzy Electronics”, (PHI)
ELECTIVE - II

MT-VLES -613 Cryptology and Crypto chip Design

L – T - P
4 – 0 - 0

Maximum marks: 150 (External: 100, Internal: 50) Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks


Firewalls and Cyber laws: Firewalls, Design Principles, Trusted systems, IT act and cyber laws, Virtual private network. Future Threats to Network: Recent attacks on networks, Case study


Reference Books:

ELECTIVE - II

MT-VLES -615 Computer Aided VLSI Design

L – T - P
4 – 0 - 0

Maximum marks: 150 (External: 100, Internal: 50) Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

Hardware description languages; Verifying behavior prior to system construction simulation and logic verification; Logic Synthesis PLA based synthesis and multilevel logic synthesis.

Logic optimization; Logic Simulation Compiled and event simulators; Relative advantages and disadvantages; Layout Algorithms Circuit partitioning, placement, and routing algorithms.

Design rule verification; Circuit Compaction; Circuit extraction and post-layout simulation; Automatic Test Program Generation.

Combinational testing D-Algorithm and PODEM algorithm; Scan-based testing of sequential circuits; Testability measures for circuits.

Reference Books:

2."Evolutionary Algorithm for VLSI", Rolf Drechsheler,
ELECTIVE - II
MT-VLES -617  Digital Image Processing

L –T - P
4 – 0 - 0

Maximum marks: 150 (External: 100, Internal: 50) Time: 3 hrs

Note : In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks


Compression : Image Compression Coding, Interpixel and Psycho visual Redundancy, Image Compression models, Elements of Information Theory, Error free comparison, Lossy compression, Image compression standards. Image Segmentation : Detection of Discontinuities, Edge linking and boundary detection, Thresholding, Region Oriented Segmentation, Motion based segmentation. Representation and Description :Representation, Boundary Descriptors, Regional Descriptors, Use of Principal Components for Description, Introduction to Morphology, Some basic Morphological Algorithms. Patterns and Pattern Classes, Decision-Theoretic Methods, Structural Methods

Reference Books:

ELECTIVE - II

MT-VLES-619 Algorithms for VLSI Design Automation

Maximum marks: 150 (External: 100, Internal: 50) Time: 3 hrs

Note: In the Semester Examinations the examiner will set 8 questions in all, covering the entire syllabus and the student will be required to attempt only 5 questions. Each Question carry equal marks

VLSI physical design automation and Fabrication: VLSI Design cycle, New trends in VLSI design, Physical design cycle, Design style, Introduction to fabrication process, design rules, layout of basic devices


Floor planning & pin assignment: Problem formulation, classification of floor planning algorithms, constraint based floor planning, floor planning algorithms for mixed block & cell design, chip planning, pin assignment, problem formulation, classification of pin assignment algorithms, General & channel pin assignment Placement Problem formulation, classification of placement algorithms, simulation base placement algorithms, recent trends in placement


Over the cell routing & via minimization: Two layers over the cell routers, constrained & unconstrained via minimization

Compaction: Problem formulation, classification of compaction algorithms, one-dimensional compaction, two dimension based compaction, hierarchical compaction

Reference Books: